

Features:

- ► Supports 9.95Gb/s to 11.3Gb/s bit rates
- ► Hot-pluggable XFP footprint
- ► Single LC for Bi-directional Transmission
- ► Maximum link length of 10km
- ► Single 3.3V voltage supply

- ► Uncooled 1270nm CWDM DFB Laser
- ► Power dissipation < 2.5W
- ► No Reference Clock required
- ► Built- in digital diagnostic functions
- ► Temperature range 0°C to 70°C
- Very low EMI and excellent ESD protection
- ► RoHS Compliant Part

Applications:

- ▶ 10GBASE-LR/LW Ethernet
- ► SONET OC-192 /SDH STM-64
- ► 1200-SM-LL-L 10G Fibre Channel

Description:

SWEDISH TELECOM's STC-10G-XFP-BIDI-10KM-1270 Bi-directional 10Gb/s (XFP) transceivers are compliant with the current XFP Multi-Source Agreement (MSA) Specification. They comply with 10-Gigabit Ethernet 10GBASE-LR/LW per IEEE 802.3ae, SONET OC-192 /SDH STM-64 and 10G Fibre Channel

1200-SM-LL-L. Digital diagnostics functions are available via a 2-wire serial interface, as specified in the XFPMSA.

▶ Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T_{ST}	-40	+85	°C
Case Operating Temperature	Tc	0	+70	°C
Supply Voltage	V_{CC}	-0.5	+4.0	V

ightharpoonup Electrical Characteristics ($T_{OP} = T_C$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage	Vcc	3.13		3.45	V	
Supply Current	Icc			500	mA	
Module total power	P			2.5	W	
Transmitter						
Input differential impedance	Rin		100		Ω	1
Differential daa input swing	Vin,pp	150		820	mV	
Transmit Disable Voltage	V_{D}	2.0		Vcc	V	
Transmit Enable Voltage	V_{EN}	GND		GND+0.8	V	
Transmit Disable Assert Time	T_off			100	ms	
Tx Enable Assert Time	T_on			100	ms	
Receiver						
Differential data output swing	Vout,pp	300	500	850	mV	
Data output rise time	tr			35	ps	2
Data output fall time	tf			35	ps	2
LOS Fault	V _{LOS fault}	Vcc – 0.5		Vcc _{HOST}	V	3
LOS Normal	V _{LOS norm}	GND		GND+0.5	V	3
Power Supply Rejection	PSR	See Note 4 below			4	



Notes

- 1. After internal AC coupling.
- 2.20 80 %
- 3. Loss of Signal is open collector to be pulled up with a 4.7k 10kohm resistor to 3.15 3.6V. Logic 0 indicates normal operation; logic 1 indicates no signal detected.
- 4. Per Section 2.7.1. in the XFP MSA Specification.

► Optical Characteristics $(T_{OP} = T_C)$

Parame ter	Symbol	Min	Тур	Max	Unit	Re f.
Transmitte r			•			•
Operating Date Rate	BR	9.95		11.3	Gb/s	
Bit Error Rate	BER			10^{-12}		
Maximum Launch Power	P _{MAX}	-6		-1	dBm	1
Optical Center Wavelength	λ	1260	1270	1280	nm	
Optical Extinction Ratio	ER	3.5			dB	
Spectral Width	Δλ			1	nm	
Side mode Suppression ratio	$SMSR_{min}$	30			dB	
Rise/Fall Time (20%~80%)	Tr/Tf			50	ps	
Average Launch power of OFF Transmitter	P _{OFF}			-30	dBm	
Tx Jitter	Txj	Compliant with each standard requirements				
Optical Eye Mask		IEEE802.3ae			2	
Receiver						•
Operating Date Rate	BR	9.95		11.3	Gb/s	
Receiver Sensitivity	Sen			-14	dBm	2
Maximum Input Power	P_{MAX}	0			dBm	2
Optical Center Wavelength	λ_{C}	1320	1 0	1340	nm	
Receiver Reflectance	Rrx			-27	dB	
LOS De-Assert	LOS _D			-15	dBm	
LOS Assert	LOS _A	-30			dBm	
LOS Hysteresis	LOS _H	0.5		5	dB	

Notes:

- 1. The optical power is launched into SMF.
- 2. Measured with a PRBS 2³¹-1 test pattern @10.3125Gbps BER<10⁻¹².

Pin Assignment:

Diagram of Host Board Connector Block Pin Numbers and Name

1	GND
2	VEE5
3	Mod_Desel
4	Interrupt
5	TX_DIS
6	VCC5
7	GND
8	VCC3
9	VCC3
10	SCL
11	SDA
12	Mod_Abs
13	Mod_Nr
14	RX_LOS
15	GND

30	GND
29	TD+
28	TD-
27	GND
26	GND
25	RefCLK-
24	RefCLK+
23	GND
22	VCC2
21	P_Down/RST
20	Vcc2
19	GND
18	RD+
17	RD-
16	GND

Bottom of Board (As view through top of board) Top of Board

▶ Pin Function Definitions

Pin	Logic	Symbol	Name /De scription	Re f.
1		GND	Module Ground	1
2		VEE5	Optional –5.2 Power Supply – Not required	
3	LVTTL-I	Mod-Desel	Module De-select; When held low allows the module to respond to 2-wire serial interface commands	
4	LVTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important condition which can be read over the serial 2-wire interface	2
5	LVTTL-I	TX_DIS	Transmitter Disable; Transmitter laser source turned off	



7 GND Module Ground 1 8 VCC3 +3.3V Power Supply 9 VCC3 +3.3V Power Supply 10 LVTTL-I SCL Serial 2-wire interface clock 2 11 LVTTL-IVO SDA Serial 2-wire interface data line 2 12 LVTTL-O Mod_Abs Module Absent; Indicates module is not present. Grounded in the module. 2 13 LVTTL-O Mod_Abs Module Absent; Indicates module is not present. Grounded in the module. 2 14 LVTTL-O Mod_NR Module Not Ready; 2 14 LVTTL-O RX_LOS Receiver Loss of Signal indicator 2 15 GND Module Ground 1 16 GND Module Ground 1 17 CML-O RD+ Receiver inverted data output 18 CML-O RD+ Receiver non-inverted data output 19 GND Module Ground 1 20 VCC2 +1.8V Power Supply - Not required 21	6		VCC5	+5 Power Supply	
VCC3	7		GND	Module Ground	1
10	8		VCC3	+3.3V Power Supply	
11	9		VCC3	+3.3V Power Supply	
12	10	LVTTL-I	SCL	Serial 2-wire interface clock	2
13	11	LVTTL-I/O	SDA	Serial 2-wire interface data line	2
LVTTL-O RX_LOS Receiver Loss of Signal indicator 2	12	LVTTL-O	Mod_Abs	•	2
15	13	LVTTL-O	Mod_NR	Module Not Ready;	2
CML-O RD- Receiver inverted data output	14	LVTTL-O	RX_LOS	Receiver Loss of Signal indicator	2
17 CML-O RD- Receiver inverted data output	15		GND	Module Ground	1
18 CML-O RD+ Receiver non-inverted data output 19 GND Module Ground 1 20 VCC2 +1.8V Power Supply – Not required Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. 22 VCC2 +1.8V Power Supply – Not required 23 GND Module Ground 1 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required 25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required 26 GND Module Ground 27 GND Module Ground 28 CML-I TD- Transmitter inverted data input 29 CML-I TD+ Transmitter non-inverted data input	16		GND	Module Ground	1
19 GND Module Ground 1 20 VCC2 +1.8V Power Supply – Not required Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. VCC2 +1.8V Power Supply – Not required GND Module Ground 1 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required Reference Clock inverted input, AC coupled on the host board – Not required Reference Clock inverted input, AC coupled on the host board – Not required GND Module Ground 1 RefCLK- GND Module Ground 1 RefCLK- GND Module Ground 1 Transmitter inverted data input CML-I TD- Transmitter inverted data input	17	CML-O	RD-	Receiver inverted data output	
21 LVTTL-I P_Down/RST P_Down/RST Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. 22 VCC2 +1.8V Power Supply – Not required 23 GND Module Ground 24 PECL-I RefCLK+ RefCLK- Reference Clock non-inverted input, AC coupled on the host board – Not required 25 PECL-I RefCLK-	18	CML-O	RD+	Receiver non-inverted data output	
Power Down; When high, places the module in the low power stand-by mode and on the falling edge of P_Down initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. VCC2 +1.8V Power Supply – Not required GND Module Ground 1 RefCLK+ RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required Reference Clock inverted input, AC coupled on the host board – Not required Reference Clock inverted input, AC coupled on the host board – Not required GND Module Ground 1 GND Module Ground 1 CML-I TD- Transmitter inverted data input Transmitter inverted data input	19		GND	Module Ground	1
LVTTL-I P_Down/RST P_Down/RST P_Down/RST Reset; The falling edge initiates a module reset Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.	20		VCC2	+1.8V Power Supply – Not required	
Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle. VCC2 +1.8V Power Supply – Not required GND Module Ground 1 RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required Reference Clock inverted input, AC coupled on the host board – Not required GND Module Ground 1 GND Module Ground 1 CML-I TD- Transmitter inverted data input Transmitter non-inverted data input	21	LVTTL-I	P Down/RST	power stand-by mode and on the falling edge of P_Down initiates a module reset	
23 GND Module Ground 1 24 PECL-I RefCLK+ Reference Clock non-inverted input, AC coupled on the host board – Not required 3 25 PECL-I RefCLK- Reference Clock inverted input, AC coupled on the host board – Not required 3 26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter inverted data input 29 CML-I TD+ Transmitter non-inverted data input				module including the 2-wire serial interface, equivalent to a	
24PECL-IRefCLK+Reference Clock non-inverted input, AC coupled on the host board – Not required325PECL-IRefCLK-Reference Clock inverted input, AC coupled on the host board – Not required326GNDModule Ground127GNDModule Ground128CML-ITD-Transmitter inverted data input29CML-ITD+Transmitter non-inverted data input	22		VCC2	+1.8V Power Supply – Not required	
25 PECL-I RefCLK- Board – Not required 3 26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter inverted data input 29 CML-I TD+ Transmitter non-inverted data input	23		GND		1
26 GND Module Ground 1 27 GND Module Ground 1 28 CML-I TD- Transmitter inverted data input 29 CML-I TD+ Transmitter non-inverted data input	24	PECL-I	RefCLK+	board – Not required	3
27 GND Module Ground 1 28 CML-I TD- Transmitter inverted data input 29 CML-I TD+ Transmitter non-inverted data input	25	PECL-I	RefCLK-		3
28 CML-I TD- Transmitter inverted data input 29 CML-I TD+ Transmitter non-inverted data input	26		GND	Module Ground	1
29 CML-I TD+ Transmitter non-inverted data input	27		GND	Module Ground	1
	28	CML-I	TD-	Transmitter inverted data input	
30 GND Module Ground 1	29	CML-I	TD+	Transmitter non-inverted data input	
	30		GND	Module Ground	1

Note

- 1. Module circuit ground is isolated from module chassis ground within the module.
- 2. Open collector; should be pulled up with 4.7k 10k ohms on host board to a voltage between 3.15V and 3.45V.
- 3. A Reference Clock input is not required.

Digital Diagnostic Functions

As defined by the XFP MSA 1, SWEDISH TELECOM's XFP transceivers provide digital diagnostic functions via a 2-wire serial interface, which allows real-time access to the following operating parameters:

- ✓ Transceiver temperature
- ✓ Laser bias current
- ✓ Transmitted optical power
- ✓ Received optical power
- ✓ Transceiver supply voltage


It also provides a sophisticated system of alarm and warning flags, which may be used to alert endusers when particular operating parameters are outside of a factory-set normal range.

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through the 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP transceiver into those segments of its memory map that are not write-protected. The negative edge clocks data from the XFP transceiver. The serial data signal (SDA pin) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially. The 2-wire serial interface provides sequential or random access to the 8 bit parameters, addressed from 000h to the maximum address




the memory.

For more detailed information including memory map definitions, please see the XFP MSA Specification.




Recommended Circuit:



Recomme nde d Host Board Power Supply Circuit






Recommended High-speed Interface Circuit



Mechanical Dimensions:



SWEDISH TELECOM reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information.

Published by SWEDISH TELECOM Copyright © SWEDISH TELECOM All Rights Reserved